

Microsystem Fabrication Process

Lecture 20

Hanyang University

1

Process Integration

Self-aligned Techniques

- LOCOS self-aligned channel stop
- Lightly Doped Drain (LDD)
- Self-aligned silicide (SALICIDE)
- Self-aligned oxide gap

MEMS Release Technique

- Sacrificial Layer Removal
- Substrate Undercut

Example IC Process Flows

- NMOS – Generic NMOS Process Flow
- CMOS – The MOSIS Process Flow

Advanced Techniques


- Twin Well CMOS, Retrograde Wells, SOI CMOS

Hanyang University

2


Self-Aligned Channel Stop with Local Oxidation (LOCOS)

LOCOS Process Flow



Hanyang University

3




Hanyang University

4

Comment: Channel Inversion


* If a poly or metal line lies on top of the FOX, they will form a parasitic MOS structure. If these lines carrying a high voltage, they may create an inversion layer of free electrons at the Si substrate and shorts out neighboring devices. The relatively heavily doped Si underneath (the “channel stop”) raises the threshold voltage needed for the inversion.



Hanyang University

5


Comments: Non Self-Aligned Alternative



Hanyang University

6


Self-Aligned Source and Drain



Hanyang University

7

Comment: Non Self-Aligned Alternative




Disadvantage: Two lithography steps, excess gate overlap capacitance

Hanyang University

8

Lightly Doped Source/Drain MOSFET (LDD)




- The n-pockets (LDD) doped to medium concentration ($\sim 1E18$) is to smear out the strong E-field between the channel and heavily doped n^+ S/D. Less hot-carrier generation.

Hanyang University


9

LDD Process Flow




Hanyang University

10




Self-Aligned Silicide Process (SALICIDE)




* Metal silicides are metallics
Lower the sheet resistance of S/D and the poly-gate

SALICIDE Process Flow



Hanyang University

13




Hanyang University

14

Self-Aligned Oxide Gap

Dram structure (MOSFET with a capacitor)

Thermal oxide grown conformally on poly-I




Note: For a small spacing between poly-I and poly-II, inversion charges between MOSFET and Capacitor are electrically linked. No need for a separate n⁺ island.

Hanyang University

15

Process Flow of MEMS Rotating Mechanisms



In-plane movement




Microturbine Engine

Hanyang University

16


Process Flow for a Hinge Structure



Hanyang University

17

A Generic NMOS Process Flow



Hanyang University

18

