Microsystem Fabrication Process

Lecture 20

Hanyang University

1

Process Integration

Self-aligned Techniques

- LOCOS self-aligned channel stop
- Lightly Doped Drain (LDD)
- •Self-aligned silicide (SALICIDE)
- Self-aligned oxide gap

MEMS Release Technique

- Sacrificial Layer Removal
- Substrate Undercut

Example IC Process Flows

- •NMOS Generic NMOS Process Flow
- •CMOS The MOSIS Process Flow

Advanced Techniques


•Twin Well CMOS, Retrograde Wells, SOI CMOS

Hanyang University

2


Self-Aligned Channel Stop with Local Oxidation (LOCOS)

LOCOS Process Flow




Hanyang University

3





Comment: Channel Inversion

* If a poly or metal line lies on top of the FOX, they will form a parastic MOS structure. If these lines carrying a high voltage, they may create an inversion layer of free electrons at the Si substrate and shorts out neighboring devices. The relatively heavily doped Si underneath (the "channel stop") raises the threshold voltage needed for the inversion.




Comments: Non Self-Aligned Alternative | PR | B+ | 2 | SiO_2 | | P+ | P+ | SiO_2 | |





Lightly Doped Source/Drain MOSFET (LDD)



• The n-pockets (LDD) doped to medium concentration (\sim 1E18) is to smear out the strong E-field between the channel and heavily doped n⁺ S/D. Less hot-carrier generation.

Hanyang University

9

